Abstract

METHODS FOR AUTOMATICALLY PIPELINING LOOPS

A method and an apparatus for creating a representation of a circuit with a

5   pipelined loop from an HDL source code description. It infers a circuit including a

pipelined loop which has cycle level simulation behavior matching that of the source

HDL. Loop carry dependencies and memory and signal I/O accesses within the loop are

scheduled correctly.